

UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No. F-316

Total Pages in this Submission

TO THE ASSISTANT COMMISSIONER FOR PATENTS Box Patent Application

Washington, D.C. 20231

Trans invent				filing under 35	U.S	S.C. 111(a) and	37 C.F.R. 1.53	(b) is a new utility patent a	pplication for an
	М	ЕТН	OD AND	APPARATUS	s FO	R RAPID DAT	TA TRANFER B	ETWEEN DIS-SIMILAR I	DEVICES
and in	vente	d by			_				a-4-
		Sta	n W. BOV	WLIN					09/67597
lf a C	ONT	INUA	TION AF	PLICATION,	chec	ck appropriate	box and supply	the requisite information:	T ==
jo ·	Conti	nuat	ion 🗆	Divisional		Continuatio	n-in-part (CIP)	of prior application No.:	
Whice Whice	Conti	nuat	ion 🗆	Divisional		Continuatio	n-in-part (CIP)	of prior application No.:	
3	Conti		ion 🗆	Divisional		Continuatio	n-in-part (CIP)	of prior application No.:	
Enck							ion Elements		
1.	×	Filir	ig fee as	calculated an	d trai	nsmitted as de	escribed below		
2.	×	Spe	cification	having		9 (nine)	pages and i	ncluding the following:	
	a.	×	Descrip	tive Title of th	e Inv	ention			
	b.		Cross R	References to	Rela	ted Application	ns (if applicable)		
	c.		Stateme	ent Regarding	Fed	erally-sponsor	ed Research/De	evelopment (if applicable)	
	d.		Referen	ice to Microfic	he A	ppendix (if ap	plicable)		
	e.	X	Backgro	ound of the In	venti	on			
	f.	×	Brief Su	mmary of the	Inve	ention			
	g.	×	Brief De	scription of th	ne Dr	awings (if drav	vings filed)		
	h.	X	Detailed	Description					
	i.	X	Claim(s) as Classified	d Bel	ow			
	j.	X	Abstrac	t of the Disclo	sure				

UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No. F-316

Total Pages in this Submission

		Application Elements (Continued)	
3.	×	Drawing(s) (when necessary as prescribed by 35 USC 113)	
	a.	a. ☑ Formal Number of Sheets 2 (two)	
	b.	D. Informal Number of Sheets	
4.	×	Oath or Declaration	
	a.	a. Newly executed (original or copy) Unexecuted	
	b.	D. Copy from a prior application (37 CFR 1.63(d)) (for continuation/divisional app	lication only)
	C.	With Power of Attorney	
	d.	 DELETION OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior applications see 37 C.F.R. 1.63(d)(2) and 1.33(b). 	on,
5.		Incorporation By Reference (usable if Box 4b is checked) The entire disclosure of the prior application, from which a copy of the oath or d Box 4b, is considered as being part of the disclosure of the accompanying incorporated by reference therein.	eclaration is supplied under application and is hereby
6.		Computer Program in Microfiche (Appendix)	
7.		Nucleotide and/or Amino Acid Sequence Submission (if applicable, all must be in	ncluded)
	a.	Paper Copy	
	b.	Computer Readable Copy (identical to computer copy)	
	C.	Statement Verifying Identical Paper and Computer Readable Copy	
		Accompanying Application Parts	
8.		Assignment Papers (cover sheet & document(s))	
9.		37 CFR 3.73(B) Statement (when there is an assignee)	
0.		English Translation Document (if applicable)	
1.		Information Disclosure Statement/PTO-1449 Copies of IDS Citations	
2.	×	Preliminary Amendment	,
3.	×	Acknowledgment postcard	
4.	×	Certificate of Mailing	

☐ First Class ☑ Express Mail (Specify Label No.): EL696074627US

UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

Docket No. F-316

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Total Pages in this Submission

				Accompanying Ap	plication Pa	rts (Co	ntinued)	
15.		Certified C	opy of Priority	Document(s) (if fo.	reign priority	is claim	ned)	
16.	×	Additional I	Enclosures (p	lease identify belov	v):			
		Inventor Information Sheet (Patent Bibliographical Data)						
				Fee Calculat	tion and Tra	nsmitta	ıl	
				CLAIMS A	S FILED			
	For		#Filed	#Allowed	#Extra		Rate	Fee
otal (Claim	ıs	9	- 20 =	0	x	\$18.00	\$0.00
ndep.	Clair	ms	3	- 3 =	0	x	\$78.00	\$0.00
Multip	le De	pendent Cl	laims (check	if applicable)	ב			\$0.00
							BASIC FEE	\$690.00
OTHE	R FE	EE (specify	purpose)				, , , , , , , , , , , , , , , , , , , ,	\$0.00
							TOTAL FILING FEE	\$690.00
□ Th	desc	Cribed below Charge the Credit any Charge and Charge the	r is hereby au v. A duplicate e amount of overpayment y additional fil e issue fee se o 37 C.F.R. 1.	thorized to charge a copy of this sheet as ling fees required ui t in 37 C.F.R. 1.18	is enclosed. If filing fee. Inder 37 C.F. Index 31 C.F. In	R. 1.16 g of the pes H. V	and 1.17. Notice of Allowance, Signature Valters, Reg. No. 35,731 AND WALTERS ourth Avenue, Suite 1101 regon 97204	
C:								

ERTIFICATE OF I	MAILING BY "EXPRESS I OWLIN	MAIL" (37 CFR 1.10)	Docket No. F-316
Serial No.	Filing Date	Examiner	Group Art Unit
vention: METHOD A	ND APPARATUS FOR RAPID D	ATA TRANFER BETWEEN DIS-	SIMILAR DEVICES
	following correspondence:	cuments & fees listed as enclosed t	or 9, 62, 9, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10
	(II)		o i
is haing danasita-1		f correspondence) ce "Express Mail Post Office to A	
September (Date)	29, 2000	James H. Walte (Typed or Printed Vame of Person Mailing Cor (Signature of Person Mailing Cor EL696074627U ("Express Mail" Mailing Labe	ng Correspondence) expondence)
	Note: Each paper must hav	e its own certificate of mailing.	

Inventor One Given Name:: Stan W

Family Name:: Bowlin Postal Address Line One:: c/o Fluke Networks

Postal Address Line Two:: 6805 Corporate Drive, Suite 100

City:: Colorado Springs State or Province:: Colorado

Country:: US Postal or Zip Code:: 80919

City of Residence:: Colorado Springs

State or Province of Residence:: Colorado

Country of Residence:: US Citizenship Country:: US

CORRESPONDENCE INFORMATION

Correspondence Customer Number:: 802 Electronic Mail One:: jwalters@teleport.com

APPLICATION INFORMATION

Title Line One:: METHOD AND APPARATUS FOR RAPID DATA TRAN

Title Line Two:: FER BETWEEN DIS-SIMILAR DEVICES

Total Drawing Sheets:: 2 Formal Drawings?:: Yes Application Type:: Utility Docket Number:: F-316

Secrecy Order in Parent Appl. ?:: No

REPRESENTATIVE INFORMATION

Representative Customer Number:: 802
Registration Number One:: 35731

Source:: PrintEFS Version 1.0.1

Express Mail HELLEROOTI462703

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

Stan W. BOWLIN

S. N.

Filed: September 29, 2000

For METHOD AND APPARATUS FOR RAPID DATA TRANFER BETWEEN DIS-SIMILAR DEVICES

PRELIMINARY AMENDMENT

Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

Please make the following amendments to this application prior to examination thereof:

In the Title:

Delete the title and substitute the following therefor:

--METHOD AND APPARATUS FOR RAPID DATA TRANSFER BETWEEN DISSIMILAR DEVICES--

REMARKS

The above amendment to the title is presented to correct a minor typographical error.

Respectfully submit

James H. Walters, Reg. No. 35,7

DELLETT AND WALTERS
Suite 1101
310 S. W. Fourth Avenue
Portland, Oregon 97204
(503) 224-0115
DOCKET: F-316

15

20

25

35

METHOD AND APPARATUS FOR RAPID DATA TRANFER BETWEEN DIS-SIMILAR DEVICES

Background of the Invention

5 This invention relates to test instruments, and more particularly to a network test instrument.

In testing and analysis of networks, as network speeds increase, more efficient use of test instrument processing capabilities becomes important, to maximize analysis abilities and minimize hardware requirements. Therefore, it is desirable to move data on a bus only a single time, if possible. In network analysis instruments, various specialized processing chips may be employed, however, not all the desired devices in use in the instrument to which data may be destined behave similarly in receiving data. Thus, for example, at gigabit data transfer rates, there may not be sufficient time to employ multiple storing and retrieval of data to separate devices.

Summary of the Invention

In accordance with the invention, a method and apparatus is provided to transfer data between dissimilar devices.

Accordingly, it is an object of the present invention to provide an improved apparatus for minimizing the time to retrieve and store data in external memory and internal processor memory.

It is a further object of the present invention to provide an improved apparatus that stores data from a media access controller simultaneously in memory and in a DSP microprocessor.

The subject matter of the present invention is particularly pointed out and distinctly claimed in the concluding portion of this specification. However,

15

20

30

both the organization and method of operation, together with further advantages and objects thereof, may best be understood by reference to the following description taken in connection with accompanying drawings wherein like reference characters refer to like elements.

Brief Description of the Drawings

FIG. 1 is a block diagram of a network test instrument embodying the invention; and

FIG. 2 is a timing diagram of operations according to the invention.

Detailed Description

The system according to a preferred embodiment of the present invention comprises a network test instrument adapted to speed operations by providing data from one source to two destinations substantially simultaneously.

Referring to FIG. 1, a block diagram of a network test device 10, the device connects to a network 12 via a media access controller (MAC) 14. The MAC is connected via a bus 16 to memory 18 (suitably SDRAM) and a digital signal processor (DSP) microprocessor 20. A complex programmable logic device (CPLD) 22

25 communicates to each of the MAC 14, the memory 18 and the DSP 20, providing control.

In operation, traffic from the network is received via the media access controller 14. The media access controller is a first-in first-out (FIFO) device and does not provide addressed access to or output for the data it receives. On the other hand, both the SDRAM 18 and the DSP microprocessor 20 employ addressing schemes for storage of data.

Typically, in accordance with the prior art, data 35 received from the MAC would be read by the DSP via the

15

20

25

bus, and, if the data was to be stored, it would be written to the SDRAM via the bus by the DSP in a separate bus transfer operation. Therefore, the data would pass on the bus at least two separate times. order to speed operations and not require that the microprocessor read the data from the media access controller and then, in a separate operation, write the data to memory, should it be decided that the data is to be stored in memory, in accordance with the present invention, when data is retrieved from the MAC, it is simultaneously written to a storage address in the SDRAM and into the DSP. Then, if the DSP determines that the data is to be saved, the address pointers to the memory are updated to select a next position in the memory for future data. However, if the DSP determines that the data is not to be stored in the memory, the address pointers are not updated, and instead remain set to the start point of the previous write to memory. That way, the next data that is provided from the MAC is written "over" the previous data that was not to be saved.

According to the invention, therefore, data received from the MAC need only pass the bus once, speeding operations.

The timing of the data transfer is accomplished by the CPLD via the control lines. A timing chart is illustrated in FIG. 2, wherein representative signals are illustrated.

Three signals from the DSP microprocessor are 30 shown:

- Clock 24 (suitably a 60 MHz clock in the illustrated embodiment) $\,$
 - DSP_Command 26 (command signal from the DSP uP)
- Trdsp_Addr 28 (address data supplied by the DSP
- 35 to select row and column addresses of the SDRAM)

Two SDRAM signals are shown:

- Sdram_Command 30 (a command signal to direct the SDRAM operations)
- Row/Col Addr 32 (Row and Column selection data to address the SDRAM)

One signal from the MAC is shown:

- RX_Data 34 (received data from the MAC FIFO)

10 Referring still to FIG. 2, the timing of operations are controlled by CPLD 22. Therefore, when an indication that data is available in the FIFO of the MAC (for simplicity, that signal is not shown in the timing diagram), the DSP Command line is set to ACTIVE during the last half of clock cycle 1 and the Trdsp Addr is set to the ROW addressing location where data is to be written to in the memory, for a duration of one cycle. Shortly thereafter, at the beginning of clock cycle 2, the Sdram Command line is set to ACTIVE and the Row/Col Addr line 32 is set to the ROW data for 2.0 one cycle. Afterwards, Sdram_Command is set to NOP until a change at cycle 7. In the middle of clock cycle 4, (2 clock cycles after the end of the ROW data on the Trdsp_Addr line) the Dsp_Command is set to READ (indicating a read) and the Trdspp_Addr is set to carry 25 the column selection COL indicating the column of memory to be selected in the SDRAM, both signals for 1 clock cycle duration. One half clock cycle later, at the beginning of clock cycle 5, the COL data is 30 asserted on the Row/Col Addr line for 3 clocks. Soon after cycle 6 starts, the MAC RX_Data will begin on line 34 carrying the first word of data W1, the data W1 remaining until the end of cycle 7. At the start of cycle 7, Sdram_Command is set to WRITE for one clock. After Cycle 8 starts, Sdram_Command is set to NOP until

20

25

cycle 14. The RX_Data line will subsequently carry valid data from the MAC for next words W2, W3, W4, W5, W6 and W7 during the last half of clocks 9-13, respectively. During the last half of clock 11, a STOP

command is set on Dsp_Command line 26. After the start of clock cycle 14, a STOP appears on Sdram_Command line 30, finishing the write to memory operation.

The timing control described hereinabove is accomplished by the CPLD 22, to provide timing signals and direct data to appear on the respective lines so that the SDRAM is provided the data according to the timing requirements it has, the MAC is able to write its data to the bus according to the timing requirements of the MAC, and the DSP is able to read the data under its timing requirements. Also, 15 addressing, which is not provided by the MAC (since it is a FIFO device), is generated by the DSP and its timing of assertion is controlled by the CPLD. If, after the data transfer operation described herein, the DSP determines that the data is to be kept, then on the next write to the memory, the ROW and COLUMN addressing would be advanced to the next position in memory for storing data. However, if the data that had been written is not to be kept, then the next write operation will employ the same ROW and COLUMN addressing as the previous write, so that the previous data written to the SDRAM is discarded, as a result of being written over with new data.

The CPLD makes the decision of whether to perform the control operations to govern transfer of data from 30 the MAC based on an address range to which the DSP makes read accesses. If the address is in a designated range, the data transfer as above is performed.

Therefore, in accordance with the invention, two or more destination devices are able to receive data 35

from a single source, substantially simultaneously. The devices may be dissimilar, such as a FIFO device not having an addressing scheme and memory or processor devices that do employ addressing. Further, while the bus cycles performed by the DSP, as the master device are read cycles, the SDRAM is operating as if performing write cycles. Transfer of the data from the MAC to both SDRAM and the DSP is thereby accomplished with a single bus transfer.

The system is preferably embodied in a network test instrument, and enables monitoring and processing of network data received through the MAC. Such received data is suitably analyzed and processed by the DSP to provide information and analysis of network operations.

While a preferred embodiment of the present invention has been shown and described, it will be apparent to those skilled in the art that many changes and modifications may be made without departing from the invention in its broader aspects. The appended claims are therefore intended to cover all such changes and modifications as fall within the true spirit and scope of the invention.

25

10

15

20

Claims

What is claimed is:

 A method for transferring data on a bus from a source to at least two destinations substantially simultaneously, comprising the steps of:

supplying data from the source to first of said at least two destinations as a read data operation; and supplying data to a second of said at least two destinations as a write operation.

- 2. The method according to claim 1, wherein the source comprises a non-addressed data device.
- 3. The method according to claim 2, wherein the source comprises a FIFO device.
- The method according to claim 1, wherein at least one of the at least two destinations comprise
 addressed data devices.
 - 5. The method according to claim 4, wherein the at least one destinations comprises a microprocessor.
- 25 6. The method according to claim 4, wherein the at least one destinations comprises a memory storage.
 - The method according to claim 4, wherein the at least one destinations comprises a SDRAM memory.
 - 8. An apparatus for transferring received data from a network, comprising:
 - a bus:

30

a media access controller for putting the received 35 data from the network onto said bus;

Expr. - Mai - # 225:007-6676

- a microprocessor for reading the data from said bus;
- a memory for writing the data from said bus into said memory; and
 - a timing controller for controlling said media access controller, said microprocessor and said memory to have said media access controller write the data to the bus, said memory write the data to said memory and said microprocessor read the data substantially simultaneously.
 - 9. An apparatus for transferring data, comprising:
 - a bus;
 - a FIFO data source connected to said bus for putting data onto said bus;
 - a microprocessor connected to said bus for reading the data from said bus;
- 20 a memory connected to said bus for writing the data from said bus into said memory; and
- a timing controller connected to said FIFO data source, said microprocessor and said memory for controlling said FIFO data source, said microprocessor and said memory to have said FIFO data source put the data onto the bus, said memory write the data to said memory and said microprocessor read the data substantially simultaneously.

10

15

Abstract of the Disclosure

A system for transferring data from one source to plural destination devices, employs timing and bus signal control to have one destination device treat the transfer as a read operation, while another destination device treats the transfer as a write operation.

10

LU

15

20

25

30

35

Express No #ELL DO & Y : SET.





FIG. 1

Entre A. = 単記はかいりょうこうりし



Docket No. F-316

Declaration and Power of Attorney For Patent Application English Language Declaration

As a below named inventor, I hereby declare that:

the specification of which

(check one)

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

METHOD AND APPARATUS FOR RAPID DATA TRANFER BETWEEN DIS-SIMILAR DEVICES

any PCT Internationa listed below and have	e also identified below, by or PCT International applicational of aimed.	inted at least one country other the checking the box, any foreign appearation having a filing date before ((Day/Month/Year Filed) (Day/Month/Year Filed)	nan the United States
any PCT Internationalisted below and have inventor's certificate on which priority is cliprior Foreign Applications (Number)	e also identified below, by or PCT International applications. tion(s) (Country)	checking the box, any foreign ap catton having a filing date before to (Day/Month/Year Filed)	nan the United States opilication for patent o that of the application Priority Not Claimed
any PCT International isted below and have inventor's certificate in on which priority is cla Prior Foreign Applica	e also identified below, by or PCT International applic aimed.	checking the box, any foreign ap catton having a filing date before t	nan the United States pilication for patent o that of the application Priority Not Claimed
any PCT International isted below and have nventor's certificate on which priority is cla Prior Foreign Applica	e also identified below, by or PCT International applic aimed.	checking the box, any foreign ap catton having a filing date before t	nan the United States upilication for patent o that of the application Priority Not Claimed
any PCT International isted below and have nventor's certificate on on which priority is class.	e also identified below, by or PCT International applicational of aimed.	checking the box, any foreign ap cation having a filing date before t	nan the United States plication for patent o that of the application
any PCT Internationa listed below and have inventor's certificate (e also identified below, by or PCT International appli	checking the box, any foreign ap	nan the United States
Section 365(b) of an	y foreign application(s) for	Title 35, United States Code, 3 or patent or inventor's certificate,	or Section 365(a) o
acknowledge the di known to me to be Section 1.56.	uty to disclose to the Unite material to patentability a	ed States Patent and Trademark as defined in Title 37, Code of	Office all information Federal Regulations
hereby state that I including the claims,	have reviewed and unders as amended by any amen	stand the contents of the above to dment referred to above.	dentified specification
		(if applicable)	_
and was amende	d on		
,,			
Application Numb		as United States Application No.	or PCT International
was flied on			

application(s) listed below:	35 U.S.C. Section 119(e	of any United States provisions
(Application Serial No.)	(Filing Date)	
(Application Serial No.)	(Filing Date)	
(Application Serial No.)	(Filing Date)	
Section 365(c) of any PCT Internat nsofar as the subject matter of ea United States or PCT International LS.C. Section 112. I acknowledge Office all information known to me	ional application designating ach of the claims of this app application in the manner p the duty to disclose to the to be material to patentab	any United States application(s), of the United States, listed below and olication is not disclosed in the pric rovided by the first paragraph of 3 United States Patent and Trademar litty as defined in Title 37, C. F. R the prior application and the nations
Section 365(c) of any PCT Internat nsofar as the subject matter of ea United States or PCT International LS.C. Section 112. I acknowledge Office all information known to me	ional application designating ach of the claims of this app application in the manner; e the duty to disclose to the e to be material to patentals the between the filling date of	the United States, listed below and blication is not disclosed in the prior provided by the first paragraph of 3 United States Patent and Trademen
Section 385(c) of any PCT Internat nsofar as the subject matter of ea United States or PCT International J.S.C. Section 112. I acknowledge Office all information known to muse Section 1.56 which became availab	ional application designating ach of the claims of this app application in the manner; e the duty to disclose to the e to be material to patentals the between the filling date of	the United States, listed below and blication is not disclosed in the pric rovided by the first paragraph of 3 United States Patent and Trademen ility as defined in Title 37, C. F. R
Section 385(c) of any PCT Internat nsofar as the subject matter of ea Junited States or PCT International J.S.C. Section 112. I acknowledge Office all information known to mis Section 1.56 which became availab or PCT International filing date of the	ional application designating ich of the claims of this ap application in the manner p the duty to disclose to the to be material to patental te between the filling date of is application:	the United States, listed below and olication is not disclosed in the pri rovided by the first paragraph of 3 United States Patent and Trademar litty as defined in Title 37, C. F. R the prior application and the nations (Status)

were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Patent and Trademark Office-U.S. DEPARTMENT OF COMMERCE

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (its name and registration number)

James H. Walters, Reg. No. 35,731 G. Thomas Noe, Reg. No. 26,967

Form PTO-88-01 (8-38) (Modified)

end Correspondence to:	DELLETT AND WALTERS	
	310 S.W. Fourth Avenue, Suite 1101 Portland, Oregon 97204	
Direct Telephone Calls to ames H. Walters 503-224	: (name and telephone number) -0115	
Full name of sole or first inventor Stan W. Bowlin	\sim \wedge	
Sale or first inventor's signature	Stan W. Bowlin	9-29-00
Residence Colorado Springs, Colorad	io	
Citizenship US		
Post Office Address c/o Fluke Networks, 6803	Corporate Drive, Suite 100	
Colorado Springs, Colora	do 80919	
Full name of second inventor, it	any	
Second inventor's signature		Date
Residence		
Citizenship		